INTRODUCTION
Wind turbine electrical architectures have driven by multiple issues including: siting re use, aesthetics, and audible noise), evolving ut standards, turbine manufacturing efficienc turbine ratings, and an ongoing need to reduce cost of energy (COE). These issues are discu [1] , where the preferred architecture of Fig. 1 i reasons for the architecture shown are threefo the padmount transformer and converter withi turbine tower is aesthetically appealing, mak external land area and eliminating high-fr switching noise that is naturally tonal and vio standards. Second, using a medium-voltag converter minimizes the cross-sectional cop pendant cables. Because these cables are l meters in length-there is a significant copp when moving from low-voltage (690 V A voltage (3.3 kV AC) systems. Third, the r doubly-fed, partially rated converter system w historically been equirements (land tility interconnect cies, growth in e wind-generated ussed in detail in is presented. Key old. First, placing in the base of the king good use of requency audible lates many siting e generator and pper used in the long-80 to 100 er cost reduction AC) to mediumreplacement of a with a fully rated converter system allows for new an requirements to be met more easily decoupling the generator from the and asymmetrical fault conditions [2 To take advantage of the architec thermal challenges associated w converter and padmount transforme must be addressed. These challe exchange tower penetrations at th minimum where the turbine's entire the tower. These loads are the penetrations need to be offset by wall, leading to a significant capital tower starts out as the most exp turbine assembly. The lack of ai challenges associated with a fully tower is one reason for placing efficiency. A second reason for incr is to improve turbine energy capt capture can be used, in part, to of associated with increased efficiency [1] , increased energy capture is mo COE model, which is a typic incremental value to increased energ ent of Energy n Development ). architecture showing a mediumage pendant cables, and converter he base of the turbine tower.
ctural features of Fig. 1 , the with locating the power er within the turbine tower enges are severe, as airhe base must be kept to a e thrust loads are reacted by largest at the base and the use of a thicker tower cost increase. Note that the pensive component on the ir movement and thermal rated converter within the a premium on converter reasing converter efficiency ture. The increased energy ffset higher converter costs y and to improve COE. In onetized by using a turbine cal method for ascribing gy capture. To achieve increased converter efficiency, a team of researchers applied a two-step approach. First, we substituted a medium-voltage, three-level neutral-point-clamped (NPC) inverter for the traditional low-voltage, two-level inverter. Next, we substituted a silicon carbide (SiC) junction barrier Schottky (JBS) diode for a Si PIN diode in the clamping location and main switch free-wheeling location of the NPC inverter. The JBS diode is a majority carrier device and essentially eliminates the reverse recovery current and switching losses typically associated with a PIN diode [3] [4] . This substitution significantly reduces diode turn-off losses and IGBT turn-on losses, both of which will be quantified in this paper. It will be shown that inverter efficiency will be increased by 1.5%, or a 35-kW reduction of in-tower power dissipation, for a 2.3-MW turbine.
This paper begins with a discussion of the NPC inverter layout that includes a split, three-layer laminated bus structure. This split bus is simpler than other proposed NPC bus structures that utilize more layers [5] [6] [7] [8] [9] . We then show that the simplified bus remains effective at maintaining low parasitic inductances and resistances in both the long and short commutation paths. A low-voltage, high-current "ring" test is presented and used to quantify these parasitics by applying the logarithmic decrement method to the test results [10] [11] . Next, we present the 4.5-kV Si/SiC power module, including the die layout, 10.4-kV isolation capabilities, and static and dynamic module characteristics. These characteristics are summarized in an inverter loss model that clearly shows the advantages of the JBS diode. All results were taken from a single-phase NPC inverter test fixture that represents real-world inverter subassembly construction, which was designed as part of a wind turbine drivetrain technology development program [12] .
II. NPC INVERTER LAYOUT AND BUS CHARACTERIZATION

A. Inverter Target Specifications and Layout Approach
A summary of the wind turbine inverter specifications is provided in Table I . The layout of a single phase of the NPC inverter is shown in Fig. 2a below. The layout was assembled and used as a test fixture for determining parasitic inductances and qualifying the Si/SiC module level static and dynamic characteristics. A picture of the assembled single phase layout is shown in Fig.  2b . The test fixture was also run with commercial Si modules for performance comparison purposes. Operation of the NPC inverter is well documented [13] [14] , and control of the parasitic inductances in the commutation loops is important in limiting device turn-off voltage transients. The two loops of interest in the NPC inverter include the "short" commutation loop including Q1 and D5, and the "long" commutation loop including D6, Q3, Q2, and Q1. These two loops are discussed in more detail in [15] and [16] . Laminated bus structures applying the concept of field-canceling currents are used to minimize inductances in both commutation paths. Also, notice in Fig. 2 (a) that loops symmetric to those described above exist on the negative side of the bus, thus making it necessary to discuss and test only the positive loops.
Laminated bus structures for three-level NPC inverters are more complex than those used in two-level inverters. Examples of different bus structures are covered in [5] [6] [7] [8] [9] . These referenced structures use four and five layers and contain complicated cut-out features in an attempt to minimize stray parasitic bus inductances. The bus used in this inverter layout is unique because it uses a "split" bus, with two bus sections consisting of three layers each. Details of the layout are shown schematically in Fig. 2(a) , with corresponding implementation details shown in Fig. 2(b) . By splitting the bus, both structures are simplified by reducing the number of layers and eliminating cut-out features. The split bus has the added feature of being physically smaller and easier to handle. In Fig. 2(b) , the clamping diodes D5 and D6 cannot be seen; however, it is important to note that they are located as close as possible to the main IGBTs, Q1 and Q4. This position helps minimize the inductance in the "short" commutation loop, where most of the switching events occur as a result of the inverter's high power factor. Locating the split between the collector-emitter (anodecathode) has a minimal impact on total "short" commutation parasitic inductance as the module current flow in this region is vertical and through module Q1/D5. The modules use current canceling field concepts similar to the bus structure to keep module inductance low. No current flow exists in the bus structure between the collector and emitter terminal because of the vertical module current. Similar comments apply to the "long" commutation loop; however, there are two additional module inductances included in the loop. In the next section, the bus and module parasitic inductances will be quantified by means of a low-voltage, high-current "ring" test.
B. Bus Characterization and the Ring Test: An Overview
Approaches to quantifying bus inductance have been proposed in the literature [17] [18] . In this paper, bus parasitic inductance and resistance are obtained by means of a "ring" test. The name is derived from a test response that consists of a ringing, lightly damped second-order RLC response. The test offers the following advantages over previous approaches:
• High operating voltage is not required, as the test can be performed at 10-20 V
• High current, i.e., hundreds to thousands of amps to include bus proximity effects
• Complex, single, dual-pulse switching regimes are not required
• It utilizes design bus capacitance necessary in quantifying commutation path parasitics (assumes amount of capacitance is known from other test)
• It provides a simple, effective approach to comparing competing bus layouts.
The test is setup by pre-charging the DC bus capacitors to the test level and then completing the commutation circuit by the closing a mechanical plate-switch at one of the power module locations in the commutation circuit. Other power modules beyond the plate-switch location, but in the commutation path, are replaced with a shorting plate with predetermined inductance. The second-order response to closing the circuit is measured at a convenient point, for example, at the capacitor bank terminals. Measured frequency and magnitude information is then used in a logarithmic decrement calculation to determine parasitics R and L. Theoretical details for the test are provided below. Fig. 3(a) is a schematic representation of the "short" commutation path in the NPC inverter. The schematic includes the capacitor bank C + with corresponding (assumed known) internal inductance and resistance L C+ and R C+ , respectively. Bus parasitics R B1 and L B1 represent the bus connection between the capacitor bank and the collector of the main IGBT, Q 1 . R Q1 and L Q1 are main IGBT module parasitics, R B2 and L B2 are bus parasitics, L D5 and R D5 are clamping diode module parasitics, and R B6 and L B6 are final bus commutation circuit parasitics. These same parasitics are shown (but not designated) on the bus structure in Fig. 3(b) . The clamping diode D 5 is replaced by a shorting plate spanning both of its module terminals. This plate and the corresponding parasitics are shown in red and to the right in Fig. 3(a) and as a whitedashed rectangle covering the diode terminals in Fig. 3(b) . Similarly, a plate-switch spanning all three of the main IGBT terminals is shown in Fig. 3(a) and Fig. 3(b) . This plate-switch is rigidly connected to the collector side of the module and is positioned just above the terminals of the emitter. The test is initiated by pressing the plate-switch down to the three emitter terminals to complete the commutation circuit. An oscillograph of the capacitor terminal voltage response is taken with the oscilloscope triggered by the plate-switch closure. An example response is shown in Fig. 5(b) . Fig. 3(a) . Schematic representation of the "short" commutation circuit including parasitic elements. The diode shorting plate is indicated below D5 in red. The plate-switching element is located to the right of Q1. The output current is represented as I, a constant current over the commutation duration. Fig. 3(b) . A split bus with a "short" commutation p identified.
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III. THE SIC BARRIER DIODE AND E IMPROVEMENTS
A. Locating the SiC Barrier Diode in the NPC
Of the three diode locations in the positiv 2(a)-D1, D2, and D5-the question remains diodes should be replaced by SiC JBS diod increase inverter efficiency. This question is and [4] . The former reference develops a sim the NPC inverter operating at inverter unity p shows that, under these conditions, only the undergoes repetitive reverse recovery at the in frequency. In this specific case, there is n substituting JBS diodes for D1 and D2. B turbine inverter must operate over a nonun range as given in Table I , marginal additio accrue to substituting JBS diodes in the ma locations. In the test fixture discussed in th diodes were substituted with SiC JBS diodes. diode consists of twenty 4.5-kV, 40A, 8 mm x Each die has a 450-μm floating guard ring lea active area. The diode has a 1.1 Schottky junc and exhibits a specific resistance of 51mΩ-cm processed on a 100-mm 4HN-SiC wafer.
The SiC diodes were placed in standard 13 (clamping diode) and 140 mm x 190 mm ( standard, 10.4-kV isolation voltage modules. a fluted case to increase creepage and cleara 1.0-mm ceramic substrate, special substrate c control of sharp edges to meet the 10.4 k Internal electrode layout uses current canceli minimize the module's internal inductances as previous section. Fig. 6 shows the "fluted" IG the internal location of the SiC die for both t IGBT module. 
B. SiC Barrier Diode Static and Dy
Forward conduction characteris PIN diode and hybrid SiC JBS diod forward characteristics were taken then scaled to the (quantity 20) mo against the Si diode. The higher fo diode will increase the diode cond inverter; however, it will be show switching losses considerably offse reason is when grouping the inverte the two IGBTs must be included, w modules. The reverse characteristics level and should be multiplied by a at the module level. When scaled module has a lower reverse curren 25ºC. Furthermore, the JBS reverse temperature, whereas the Si diode influenced with temperature as a concentration (i.e., current increase temperature).
SiC hybrid module [19] . module.
C hybrid module.
ynamic Characteristics stics for the commercial Si de are shown in Fig. 7 . The at the 40A die level and odule level for comparison forward voltage of the JBS duction losses in the NPC n that the improvement in ets this small increase. One er's total conduction losses, which is the same for both s shown are given at the die factor of 20 for comparison d for the 20 die, the SiC nt by a factor of 15 20 at e current is independent of reverse current is strongly result of increased carrier es quickly with increasing Fig. 7(a) . Module-level forward conduction characteri and SiC JBS diodes. Fig. 7(b) . JBS die-level reverse characteristics. R independent of temperature and a factor of 15 lower equivalent Si PIN diode module.
Switching performance of the 4.5-kV JBS in Fig. 8 [3] . At the time of submission, switch at the module level had not been completed; ho level switching of an earlier 4.5-kV diode completed, as shown. The switching waveform to summarize switching energies provided i reverse recovery current and charge of th obvious in Fig. 8 , and improvements because are noticeable. It is important to also note characteristics are nearly independent of forw shown is the fact that the reverse recovery c independent of temperature, unlike the PIN di very strong temperature influence. This redu recovery current causes a dramatic reduction off losses.
In addition, the diode reverse recovery cha an impact on IGBT turn-on energy as this must be supplied by the IGBT during its tu This effect can be seen in the IGBT turn-on w 8(b). IGBT. The improvement provided b by focusing on the IGBT turn-on en turn-off energy, E REC . The switchin used in a loss budget developed in th Fig. 8(a) . Diode reverse recovery current an JBS diode at different die currents [3] . Fig. 8(b) . IGBT collector current at turn reverse recovery current is noticeable in the I
C. NPC Inverter Efficiency Model
As stated in the introduction, a inverter design is to substantially r within the turbine tower. To summ three-level NPC inverter with SiC model of [20] is used. In Fig. 9(a) , switching losses for the Si module are presented. Rated power in this p or a 400-A RMS line current. The with a 5-kV DC (± 2.5 kV DC) bu was selected at 1.0 kHz. Losses are of the total losses) of the NPC invert by the JBS diode is apparent nergy, E SW-ON , and the diode ng energies in Table II The conduction losses for the hybrid Si/SiC nearly overlay each other, indicating that there penalty in the modestly higher forward-voltage diode. Any diode penalty is reduced by th inverter designs include two forward-conducti of Si IGBTs, which dominate the total co When comparing switching losses; howev significant improvement when applying the Si power, Fig. 9 (a) shows a 2.1 kW improvem losses at rated power for the single cell. Wh six, the inverter realizes a 12.6 kW improv dissipated within the turbine tower-which improvement. Fig 9(b) is a plot of the NPC inverter function of load. This figure includes losses magnetics and other stray losses. An improv observed at 10% power and an improvemen kW total) is observed at 100% power. T presented for the line-side inverter only. In t passive rectifier is used on the generator si inverter efficiency dominates the total sy When an active rectifier is used, the losses ar double those in Fig. 9(a) , resulting in a mathe of the Fig. 9(b) efficiencies for the entire advantages of the Si/SiC approach are amplif rectifier case. Also shown in Fig. 9(b) Fig. 9(a) . Conduction and switching losses Note that there is very little difference in modules. The conduction losses for the Si/S higher than for the Si modules. Fig. 9(b) . Line-side inverter efficiency for t The six data points shown represent measu rated two-level, low-voltage inverter.
